



UNITED STATES PATENT AND TRADEMARK OFFICE




UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/667,845	09/21/2000	Douglas A. Clark	F-208	1358	
919	7590 06/17/2004		EXAMINER		
PITNEY BOWES INC.			LANIER, BENJAMIN E		
35 WATERV P.O. BOX 30			ART UNIT	PAPER NUMBER	
MSC 26-22			2132		
SHELTON,	CT 06484-8000		DATE MAILED: 06/17/2004	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

_ :		ALL
Application No.	Applicant(s)	——— ,
09/667,845	CLARK, DOUGLAS A	
Examiner	Art Unit	
Benjamin E Lanier	2132	
appears on the cover sheet with	h the correspondence addres	s
ON. R 1.136(a). In no event, however, may a reply. r. a reply within the statutory minimum of thirty. eriod will apply and will expire SIX (6) MONT tatute, cause the application to become ABA	oly be timely filed (30) days will be considered timely. HS from the mailing date of this community. NDONED (35 U.S.C. § 133).	nication.
·		
This action is non-final.		
•	• •	rits is
ler Ex parte Quayle, 1935 C.D.	11, 453 O.G. 213.	
tion.		
drawn from consideration.		
nd/or election requirement.		
miner.		
② is/are: a)⊠ accepted or b)□	objected to by the Examine	r.
	• •	
•	•	` '
e Examiner. Note the attached	Office Action or form PTO-1	52.
nents have been received. nents have been received in Ap	pplication No	
•	received in this National Stag	je
, ,,,		
illist of the certified copies not r	eceivea.	
4) Interview Su		
, —)
· · · · · · · · · · · · · · · · · · ·		,
	Examiner Benjamin E Lanier Appears on the cover sheet with the series of the	Examiner Benjamin E Lanier Art Unit Benjamin E Lanier Art Unit Benjamin E Lanier Art Unit Benjamin E Lanier Appears on the cover sheet with the correspondence address PLY IS SET TO EXPIRE 3 MONTH(S) FROM DN. R 1.138(a). In no event, however, may a reply be timely filled Treply within the statutory minimum of thirty (30) days will be considered timely. Intention will expire SIX (6) MONTHS from the mailing date of this communication, even if timely filed, may reduce any This action is non-final. Divance except for formal matters, prosecution as to the meter Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Ition. Idrawn from consideration. Indication is requirement. Disfare: a) □ accepted or b) □ objected to by the Examine the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Trection is required if the drawing(s) is objected to. See 37 CFR 1. Be Examiner. Note the attached Office Action or form PTO-1 Beign priority under 35 U.S.C. § 119(a)-(d) or (f). The series have been received. The priority documents have been received in this National Stagreau (PCT Rule 17.2(a)). Interview Summary (PTO-413) Paper No(s)/Mail Date. Art Unit 2132 Art Unit Paper No(s)/Mail Date. 12132 1223 1232 12



Art Unit: 2132

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 2, 9, 10, 17, 18 are rejected under 35 U.S.C. 102(b) as being anticipated by Piosenka, U.S. Patent 5,389,738. Referring to claims 1, 2, 9, 10, 17, 18, Piosenka discloses a tamperproof circuit device wherein an integrated circuit is shown (Fig. 4) to include three resistors in series with a wire loop between the first and second resistors and a wire loop between the second and third resistors, which meets the limitation of a trigger circuit including a plurality of resistors and a plurality of wire loops, the plurality of resistors including a first resistor, a second resistor and a third resistor, all of which being wired together in series and operatively connected to a power source, the plurality of wire loops including a first wire loop extending between the first resistor and the second resistor and a second wire loop extending between the second resistor and the third resistor, the first wire loop and the second wire loop being electrically isolated from each other but in physical proximity to each other so as to form a protective mesh that envelopes the protected integrated circuit. Piosenka also discloses detection circuitry to detect changes in voltage between the resistors due to possible breakage in the conducting path which indicates a possible attack on the circuit. Upon detection of the possible attack an alarm is triggered (Col. 3, lines 20-64 & Col. 4, lines 39-67), which meets the limitation of a detection circuit being in operative communication with the trigger circuit and the

Application/Control Number: 09/667,845

Art Unit: 2132

protected integrated circuit, the detection circuit monitoring a flow of current through the trigger circuit, wherein if the flow of current through the trigger circuit is altered because of an open condition in the first wire loop or the second wire loop or a short between the first wire loop and the second wire loop, then the detection circuit outputs a predetermined signal at a designated node, wherein if the first wire loop or the second wire loop are shorted to the ground layer, then the detection circuit outputs the predetermined signal.

Allowable Subject Matter

3. Claims 3-8, 11-16, 19-24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art does not disclose connecting a transistor across the second resistor of a series of three in order to develop a bias voltage cross the second resistor and having a second transistor connected across the first transistor and the ground in order to activate the second transistor by receiving output current from the first transistor.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin E Lanier whose telephone number is 703-305-7684. The examiner can normally be reached on M-Th0 7:30am-5:00pm, F 7:30am-4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gilberto Barron can be reached on (703)305-1830. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/667,845

Art Unit: 2132

Page 4

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Benjamin E. Lanier

GILBERTO BARRON SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100